I am a Digital Verification Design Engineer.
Currently, I am in the process of developing an UVM Test Bench for AHB 2.0.
I have following questions.
1) From AHB Master side, Can BUSY cycles be inserted in middle of INCR16 burst?
2) From AHB Master side, Can BUSY cycles be inserted in middle of WRAP16 burst?
